


FIG. 2



F | G. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8



F | G. 9


```
</

'clk clock
'delay 2

flipflop          reset      WriteEnable
-----
<reg [31 : 0]> rA <= 32'h0000_0000 : WriteA
<reg [15 : 0]> rB <= 16'h0000      : WriteB
-----
endflipflop<name=FF00>
***

flipflop          reset      WriteEnable2
-----
<reg [31 : 0]> rC <= 32'h0000_0000 : WriteC
-----
endflipflop<name=FF01>
***

/>
```



```
wire wlatched00 ;
wire gated_clock00 ;

wire wlatched01 ;
wire gated_clock01;

GC_LATCH gc_latch(wlatched00, clock, WriteEnable) ;
GC_GATE  gc_gate(gated_clock00, clock, wlatched00);

reg [31 : 0]> rA ;
reg [15 : 0]> rB ;
always @ (posedge gated_clock00)
  if (reset) begin
    rA<=#2    32'h0000_0000 ;
    rB<=#2    16'h0000 ;
  end
  else begin
    rA<=#2    Write Agc ;
    rB<=#2    Write Bgc ;
  end

GC_LATCH gc_latch(wlatched01, clock, WriteEnable2) ;
GC_GATE  gc_gate(gated_clock01, clock, wlatched01);

reg [31 : 0]  rA ;
reg [15 : 0]  rB ;
always @ (posedge gated_clock01 )
  if (reset) begin
    rC<=#2    32'h0000_0000 ;
  end
  else begin
    rC<=#2    WriteCgc ;
  end
```

FIG. 10




FIG. 11




FIG. 12




FIG. 13